

Level Translating I²C-Bus/SMBus Repeater with Tiny Package

Description


The PI6ULS5V9509 is a level translating I²C-bus/SMBus repeater. It can provide bidirectional level translation between low voltage (down to 1.1V) and higher voltage (2.5V to 5.5V) in mixed-mode applications. And it enables I²C and similar bus system to be extended, without degradation of performance even during level shifting.

The PI6ULS5V9509 enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I²C devices or longer trace length. It also permits extension of the I²C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400pF to be connected in an I²C application.

The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port A uses a 1mA current source for pull-up and a 200Ω pull-down driver. This results in a LOW on the port A accommodating smaller voltage swings. The output pull-down on the port A internal buffer LOW is set for approximately 0.2V, while the input threshold of the internal buffer is set about 50mV lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I²C-bus voltage level which enables port B to connect to any other I²C-bus devices or buffer.

The PI6ULS5V9509 drivers are not enabled unless $V_{CC(A)}$ is above 0.8V and $V_{CC(B)}$ is above 2.5V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

Block Diagram



Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


Features

- Bidirectional buffer isolates capacitance and allows 400pF on port B of the device
- Port A operating supply voltage range of 1.1V to $V_{CC(B)} - 1.0V$
- Port B operating supply voltage range of 2.5V to 5.5V
- Voltage level translation from 1.1V to $V_{CC(B)} - 1.0V$ and from 2.5V to 5.5V
- Requires no external pull-up resistors on lower voltage port A
- Open-drain port B inputs/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard-mode and Fast-mode I²C-bus devices and multiple masters
- Powered-off high-impedance I²C-bus pins
- 5V tolerant B SCL, SDA and enable pins
- 0Hz to 400kHz clock frequency (Remark: The maximum system operating frequency may be less than 400kHz because of the delays added by the repeater.)
- ESD protection exceeds 8KV HBM per JESD22-A114
- Packaging (Pb-free & Green):
 - 8-Pin, MSOP
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](#) or your local Diodes representative. <https://www.diodes.com/quality/product-definitions/>

Table 1. Function Table

EN	Function
H	A1 = B1; A2 = B2
L	Disabled

Pin Configuration



Pin Description

Pin Number	Pin Name	Description
1	$V_{CC(A)}$	port A supply voltage
2	A1	port A (lower voltage side)
3	A2	port A (lower voltage side)
4	GND	supply ground (0 V)
5	EN	active HIGH repeater enable input
6	B2	port B (SMBus/I ² C-bus side)
7	B1	port B (SMBus/I ² C-bus side)
8	$V_{CC(B)}$	port B supply voltage

Maximum Ratings

Storage Temperature.....	-55°C to +125°C
Supply Voltage port B.....	-0.5V to +6.0V
Supply Voltage port A.....	-0.5V to +6.0V
DC Input Voltage.....	-0.5V to +6.0V
Control Input Voltage(EN).....	-0.5V to +6.0V
Total Power Dissipation.....	100mA
Input/Output Current (portA&B).....	20mA
Input Current (EN, V _{CC(A)} , V _{CC(B)} , GND).....	20mA
ESD: HBM Mode.....	8000V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

GND = 0; Tamb = -40°C to +85°C; unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V _{CC(B)}	supply voltage port B		2.5		5.5	V
V _{CC(A)}	supply voltage port A		1.1		V _{CC(B)} - 1.0	V
I _{CC(A)}	supply current on pin V _{CC(A)}	all port A static HIGH	0.25	0.45	0.9	mA
		all port A static LOW	1.25	3.0	5	
I _{CC(B)}	supply current on pin V _{CC(B)}	all port B static HIGH	0.5	0.9	1.1	mA

Note:

1. Typical values with V_{CC(A)} = 1.1V, V_{CC(B)} = 5V.

DC Electrical Characteristics

GND = 0; Tamb = -40°C to +85°C; unless otherwise specified

Parameter	Description	Test Conditions	Min	Typ ^[1]	Max	Unit
Input and output of port A (A1&A2)						
V _{IH}	HIGH-level input voltage		0.7V _{CC(A)}		V _{CC(A)}	V
V _{IL} ^[2]	LOW-level input voltage		-0.5		+0.3	
V _{ILc}	Contention LOW-level input voltage		-0.5	+0.15		V
V _{IK}	Input clamping voltage	I _L = -18mA	-1.5		-0.5	V
I _{LI}	Input leakage current	V _I = V _{CC(A)}			±1	μA
I _{IL}	LOW-level input current	SDA, SCL; V _I = 0.2V	-1.5	-1.0	-0.45	mA
V _{OL}	LOW-level output voltage	V _{CC(A)} = 0.95V to 1.2V		0.18	0.25	V
		V _{CC(A)} ≥ 1.2V to (V _{CC(B)} - 1V)		0.2	0.3	
V _{OL} -V _{ILc}	Difference between LOW-level output and LOW-level input voltage contention	Guaranteed by design		50		mV
I _{LOH}	HIGH-level output leakage current	V _O = V _{CC(A)}			10	μA
C _{io}	Input/output capacitance			6		pF
Input and output of port B (B1&B2)						
V _{IH}	HIGH-level input voltage		0.7V _{CC(B)}		V _{CC(B)}	V
V _{IL}	LOW-level input voltage		-0.5		+0.3 V _{CC(B)}	
V _{IK}	Input clamping voltage	I _I = -18mA	-1.5		-0.5	V
I _{LI}	Input leakage current	V _I = 3.6V	-1		1	μA

Parameter	Description	Test Conditions	Min	Typ ^[1]	Max	Unit
I_{IL}	LOW-level input current	$V_I = 0.2V$			10	μA
V_{OL}	LOW-level output voltage	$I_{OL} = 6mA$		0.1	0.2	V
I_{LOH}	HIGH-level output leakage current	$V_O = 3.6V$			10	μA
C_{io}	Input/output capacitance			3		pF
Enable						
V_{IH}	HIGH-level input voltage		$0.9V_{CC(A)}$		$V_{CC(B)}$	V
V_{IL}	LOW-level input voltage		-0.5		+0.1 $V_{CC(A)}$	V
I_{IL}	LOW-level input current	$V_I = 0.2V$, EN; $V_{CC} = 3.6V$	-1		+1	μA
I_{LI}	Input leakage current	$V_I = V_{CC}$	-1		+1	μA
C_i	Input capacitance	$V_I = 3.0V$ or 0		2		pF

Note:

- Typical values with $V_{CC(A)} = 1.1V$, $V_{CC(B)} = 5V$.
- V_{IL} specification is for the falling edge seen by the port A input. V_{ILC} is for the static LOW levels seen by the port A input resulting in port B output staying LOW.

Dynamic Characteristics

 $V_{CC(A)} = 1.1V$; $V_{CC(B)} = 3.3V$ ⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t_{PLH}	LOW-to-HIGH propagation delay	port B to port A		65	216	ns
t_{PHL}	HIGH-to-LOW propagation delay	port B to port A		25	140	ns
t_{TLH}	LOW to HIGH output transition time	port A	14	22	96	ns
t_{THL}	HIGH to LOW output transition time	port A		20		ns
t_{PLH}	LOW to HIGH propagation delay	port A to port B		-69	-139	ns
t_{PLH2}	LOW to HIGH propagation delay	port A to port B; measured from the 50% of initial LOW on port A to 1.5V rising on port B		100	226	ns
t_{PHL}	HIGH to LOW propagation delay	port A to port B	20	50	183	ns
$t_{TLH}^{[2]}$	LOW to HIGH output transition time	port B		61		ns
t_{THL}	HIGH to LOW output transition time	port B	1	2	40	ns
t_{su}	Set-up time	EN HIGH before START condition	100			ns
t_h	Hold time	EN HIGH after STOP condition	100			ns

 $V_{CC(A)} = 1.9V$; $V_{CC(B)} = 5.0V$ ⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t_{PLH}	LOW-to-HIGH propagation delay	port B to port A		75	216	ns
t_{PHL}	HIGH-to-LOW propagation delay	port B to port A		20	140	ns
t_{TLH}	LOW to HIGH output transition time	port A	14	27	96	ns
t_{THL}	HIGH to LOW output transition time	port A		20		ns
t_{PLH}	LOW to HIGH propagation delay	port A to port B		-69	-139	ns
t_{PLH2}	LOW to HIGH propagation delay	port A to port B; measured from		91	226	ns

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
		the 50% of initial LOW on port A to 1.5V rising on port B				
t_{PHL}	HIGH to LOW propagation delay	port A to port B	20	50	183	ns
$t_{TLH}^{[2]}$	LOW to HIGH output transition time	port B		65		ns
t_{THL}	HIGH to LOW output transition time	port B	1	2	40	ns
t_{su}	Set-up time	EN HIGH before START condition	100			ns
t_h	Hold time	EN HIGH after STOP condition	100			ns

Note:

1. Load capacitance = 50pF; load resistance on port B = 1.3k.
2. Value is determined by RC time constant of bus line




Figure 1. Propagation Delay and Transition Times B→A




Figure 2. Propagation Delay and Transition Times A→B






Figure 3. Propagation delay from the port A's external driver switching off to port B LOW-to-HIGH transition; (A→B)



R_L = load resistor; 1.35 k Ω on port B

C_L = load capacitance includes jig and probe capacitance; 50 pF

R_T = termination resistance should be equal to Z_o of pulse generators



R_L = load resistor; 1.35 k Ω on port B

C_L = load capacitance includes jig and probe capacitance; 50 pF

R_T = termination resistance should be equal to Z_o of pulse generators

Figure 4. Test Circuit

Functional Description

The PI6ULS5V9509 is a level translating I²C-bus/SMBus repeater. It can provide bidirectional level translation between low voltage (down to 1.1V) and higher voltage (2.5V to 5.5V) in mixed-mode applications. And it enables I²C and similar bus system to be extended, without degradation of performance even during level shifting.

The PI6ULS5V9509 enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I²C devices or longer trace length. It also permits extension of the I²C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400pF to be connected in an I²C application.

The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port A uses a 1mA current source for pull-up and a 200Ω pull-down driver. This result in a LOW on the port A accommodating smaller voltage swings. The output pull-down on the port A internal buffer LOW is set for approximately 0.2V, while the input threshold of the internal buffer is set about 50mV lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I²C-bus voltage level which enables port B to connect to any other I²C-bus devices or buffer.

The PI6ULS5V9509 drivers are not enabled unless $V_{CC(A)}$ is above 0.8V and $V_{CC(B)}$ is above 2.5V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

Application Information

A typical application is shown in Figure 5. In this example, the system master is running on a 1.1V I²C-bus while the slave is connected to a 3.3V bus. Both buses run at 400kHz. Master devices can be placed on either bus.

When port B of the PI6ULS5V9509 is pulled LOW by a driver on the I²C-bus, a CMOS hysteresis detects the falling edge when it goes below $0.3V_{CC(B)}$ and causes the internal driver on port A to turn on, causing port A to pull down to about 0.2V. When port A of the PI6ULS5V9509 falls, first a comparator detects the falling edge and causes the internal driver on port B to turn on and pull the port B pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 6 and Figure 7. If the bus master in Figure 5 were to write to the slave through the PI6ULS5V9509, waveforms shown in Figure 6 would be observed on the B bus. This looks like a normal I²C-bus transmission.

On the A bus side of the PI6ULS5V9509, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the PI6ULS5V9509. After the eighth clock pulse, the data line will be pulled to the V_{OL} of the master device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the LOW level set by the driver in the PI6ULS5V9509 for a short delay while the B bus side rises above $0.5V_{CC(B)}$, then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the A bus side at the input of the PI6ULS5V9509 (V_{IL}) is below V_{ILC} to be recognized by the PI6ULS5V9509 and then transmitted to the B bus side.




Figure 5. Typical Application




Figure 6. Bus B I²C/SMBus Waveform




Figure 7. Bus A Lower Voltage Waveform

Part Marking




ULS5V9
509UE
YWXX



Y: Date Code (Year)
W: Date Code (Workweek)
1st X: Assembly Site Code
2nd X: Wafer Fab Site Code
Overbar Symbol: Internal Code


Packaging Mechanical

8-MSOP (U)



PKG DIMENSIONS(MM)		
SYMBOL	Min.	Max.
A	--	1.10
A1	0.00	0.15
A2	0.75	0.95
b	0.22	0.38
c	0.08	0.23
D	2.80	3.20
E	4.65	5.15
E1	2.80	3.20
e	0.65 BSC	
L	0.40	0.80
L1	0.95 REF	
θ	0°	8°

RECOMMENDED LAND PATTERN (unit:mm)



NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES IN DEGREES.
2. REFER JEDEC MO-187F/AA
3. PACKAGE OUTLINE DIMENSIONS DO NOT INCLUDE MOLD FLASH AND METAL BURR.
4. LAND PATTERN REFERENCE DIODES MSOP-8 PACKAGE INFORMATION.

		DATE: 11/04/19
DESCRIPTION: 8-Pin, Mini Small Outline Package, MSOP		
PACKAGE CODE: U (U8)		
DOCUMENT CONTROL #: PD-1261		REVISION: H

19-1147

For latest package info.

please check: <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>

Mechanical Data

- Surface Mount Package
- Moisture Sensitivity: Level 1 per J-STD-020
- Case Material: Molded Plastic, UL Flammability Rating 94V-0
- Terminals: Finish - Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 ③
- Weight: 0.0246 grams (Approximate)

Ordering Information

Orderable Part Number	Package Code	Package Description
PI6ULS5V9509UEX	U	8-Pin, Mini Small Outline Package (MSOP)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. E = Pb-free and Green
5. X suffix = Tape/Reel

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2026 Diodes Incorporated. All Rights Reserved.

www.diodes.com